Re: Conversion of sequential time-sensitive algorithm to VHDL
Thanks very much for your responses! I think I'll try both approaches, and see which comes out faster/less area.
|All times are GMT. The time now is 06:39 AM.|
Powered by vBulletin®. Copyright ©2000 - 2013, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.