Velocity Reviews - How to generate a clock signal with Spartan 6?

Velocity Reviews (http://www.velocityreviews.com/forums/index.php)

- VHDL (http://www.velocityreviews.com/forums/f18-vhdl.html)

- - How to generate a clock signal with Spartan 6? (http://www.velocityreviews.com/forums/t741324-how-to-generate-a-clock-signal-with-spartan-6-a.html)

kenleigh

01-03-2011 05:35 AM

How to generate a clock signal with Spartan 6?

I'm a noob in FPGA world.
I recently bought a Spartan 6 dev kit (Atlys) from Digilent.
I have read the user guide for clock management(CMT) and found that it has 4 CMT's and each CMT further has 2 DCM's and 1 PLL.
The Atlys has a 100Mhz oscillator that clocks the Spartan.
I want to generate a 54MHZ clock and bring it out on 1 of the I/O pins of bank 2.
Any idea how to start with this?

All times are GMT. The time now is 12:35 AM.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57