How to generate a clock signal with Spartan 6?
I'm a noob in FPGA world.
I recently bought a Spartan 6 dev kit (Atlys) from Digilent.
I have read the user guide for clock management(CMT) and found that it has 4 CMT's and each CMT further has 2 DCM's and 1 PLL.
The Atlys has a 100Mhz oscillator that clocks the Spartan.
I want to generate a 54MHZ clock and bring it out on 1 of the I/O pins of bank 2.
Any idea how to start with this?
|All times are GMT. The time now is 01:33 AM.|
Powered by vBulletin®. Copyright ©2000 - 2013, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.