When others case and Synthesis
I've just started to study how the synthesis process works and can't find any information about what happens when values different from '1' and '0' are used for a std_logic signal.
For example, given the following code:
And which will be the difference if in the last line y gets assigned 'Z' or '-'?
Thank you so much!
|All times are GMT. The time now is 06:43 AM.|
Powered by vBulletin®. Copyright ©2000 - 2014, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.