![]() |
Please recommand a VHDL book for synthesis purpose
Hi, I have pretty much experience writting VHDL code for simulation purpose, lately I am doing something actually need to synthesize to FPGA, I found that I have neglected lots of reality synthesis problems.
So, I wonder what books I should refere, since I have formed bad coding style that only simulatable but not synthesizable, if the books come with pratical industrial examples will be great. thanx |
Best book
Hi, plz refer " Circuit design with VHDL" by volnei A.Pedroni. It is the simple n best book ever written for VHDL.
|
Thanx sridar, the book has very good review in amazon, and good price too. I already ordered from amazon.
|
| All times are GMT. The time now is 07:03 AM. |
Powered by vBulletin®. Copyright ©2000 - 2013, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.