![]() |
Digital signal processing
hi, i am doing an assingment Time encoded signal encoder which is interface with ADC and microprocessor. in TES it was divided into three parts i.e. ENCODER, CONTROL AND FIFO BUFFER. My part is control part i want general block diagram , VHDL CODING ,TIMING DIAGRAM for this part. i need a help urgently.
|
| All times are GMT. The time now is 07:28 AM. |
Powered by vBulletin®. Copyright ©2000 - 2013, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.