While letting Xilinx XST synthesising a piece of VHDL, am getting this recommendation:
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_mult_mult0000 by adding 3 register level(s).
The code contains this:
This isn't a critical program but I'm just interesting at what coding techniques will improve the code.
Hoping you'll help me gain some insight in this. I tried searching on that remark of Xilinx but didn't find much helpful on it - or I might have applied what I thought was meant, incorrectly.
Thanks for any help,
|All times are GMT. The time now is 12:31 AM.|
Powered by vBulletin®. Copyright ©2000 - 2013, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.