DOWNTO versus TO keyword on Component instantiation
Does anyone know about the following error in Modelsim ?
** Error: xxx.vhd(2435): (vcom-1012) Slice range direction (to) does
not match slice prefix dire
The slice range direction on the concerned port are identical on the
entity and on the component declaration (DOWNTO keyword) but I cant
use slice range direction (TO) in the assigned signal.
If I set TO every where is does not work better. The only solution is
using "downto" everywhere...
Is it a VHDL restriction ?
Well be sure that these rules followed:
Highnumber DOWNTO Lownumber like: 10 DOWNTO 0
Lownumber TO Highnumber like: 0 TO 10
|All times are GMT. The time now is 10:43 PM.|
Powered by vBulletin®. Copyright ©2000 - 2013, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.