Velocity Reviews

Velocity Reviews (http://www.velocityreviews.com/forums/index.php)
-   VHDL (http://www.velocityreviews.com/forums/f18-vhdl.html)
-   -   Type declarations (http://www.velocityreviews.com/forums/t586744-type-declarations.html)

FPGA 01-23-2008 06:51 PM

Type declarations
 
I am trying to use the following function defined in the ieee_proposed
library

-- to_signed (float)
function to_signed (
arg : UNRESOLVED_float; -- floating point input
constant size : NATURAL; -- length of output
constant check_error : BOOLEAN := float_check_error; -- check
for errors
constant round_style : round_type := float_round_style) --
rounding option
return SIGNED is

I want to test this function. I have given inputs to entity as below

float_in : in std_logic_vector(31 downto 0);
signed_out : out std_logic_vector(63 DOWNTO 0);

I want to try

signed_out <= to_signed(float_in);

Note that the input(arg) to the function to_signed is of type
UNRESOLVED_float. How do i convert this to std_logic_vector.
If i mention the float_in input of type UNRESOLVED_float, it gives me
error : "Unknown identifier: UNRESOLVD_float". This is the same
problem i am having with some of the other functions I am trying to
test.
The type declarations are in the architecture body and NOT BEFORE THE
DECLARATION OF THE ENTITY. How do i fix this problem?


Complete function definition ca be found here
http://www.vhdl.org/vhdl-200x/vhdl-2...oat_pkg_c.vhdl

Thanks


All times are GMT. The time now is 08:26 PM.

Powered by vBulletin®. Copyright ©2000 - 2013, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.


1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57