Effect of variables on place and route
I would like to know the effect on Place and Route (FPGA), if I replace a signal with a variable (VHDL) in a process.
Thanks in advance
|All times are GMT. The time now is 07:47 AM.|
Powered by vBulletin®. Copyright ©2000 - 2013, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.