vhdl simulator speed test
Could you suggest vhdl source files/ or "gate construct" for vhdl simulator
speed testing? I would like to test only built in function ( like: a<=b and
c) with standard logic without resoltion function. For example an 1000 bit
adder or similar, but Im not familiar with it. The best would, when you
suggest a construct for example adder( N ) with picture or pdf, then I will
generate an vhdl source file from a C program.
|All times are GMT. The time now is 06:59 PM.|
Powered by vBulletin®. Copyright ©2000 - 2014, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.