Interactive Active HDL testbench creator
I was wondering is it possible to create a VHDL testbench interactively
using Active HDL? Similar to what is available with Xilinx ISE. If not
, are their any other methods of achieving something similar via other
|All times are GMT. The time now is 08:40 PM.|
SEO by vBSEO ©2010, Crawlability, Inc.