Velocity Reviews

Velocity Reviews (
-   VHDL (
-   -   sensitivity list confusion (

traxx84 09-25-2006 02:16 PM

sensitivity list confusion
Hi all....i am student learning the VHDL coding this semester.....recently i found that the process statement with its sensitivity list does not work the way it is said in the text book.....although i never insert a particular signal into the sensitivity list....the output is changes whenever the particular signal changes value...... for example

-- h
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;

entity h is
port (
d : out STD_LOGIC;
c : in STD_LOGIC;
a : in STD_LOGIC;
b : in STD_LOGIC
end h;

architecture h_arch of h is

d<=a and b and c;

end h_arch;

the d value changes each time the value of either b or c changes although i mantain the value of a...

Can anybody help me in this problem???


eesuperstar 11-14-2012 02:56 PM

I know this is super old but was this ever solved?

All times are GMT. The time now is 08:01 AM.

Powered by vBulletin®. Copyright ©2000 - 2014, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.