Velocity Reviews

Velocity Reviews (
-   VHDL (
-   -   Error in variable assignment (

veenamgp 09-20-2006 01:47 PM

Error in variable assignment

I want to assign a value to variable and then use this value for assigning for a signal. Such as

c<= (a and b) or (d:= a and b);

but its giving me an error

near ":=": expecting: ')'
near ")": expecting: ';'

can anyone suggest me the solution.

Thank you.

All times are GMT. The time now is 08:39 AM.

Powered by vBulletin®. Copyright ©2000 - 2014, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.