vhdl generate related
how do i give a component portmap statement inside a generate
i need to instantiate a component n no. of times
the label is in the syntax so how i add that in the code?
Re: vhdl generate related
> how do i give a component portmap statement inside a generate
|All times are GMT. The time now is 08:09 PM.|
Powered by vBulletin®. Copyright ©2000 - 2013, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.