Velocity Reviews (http://www.velocityreviews.com/forums/index.php)
-   VHDL (http://www.velocityreviews.com/forums/f18-vhdl.html)
-   -   Help for 4th order runge-kutta VHDL implementation (http://www.velocityreviews.com/forums/t23994-help-for-4th-order-runge-kutta-vhdl-implementation.html)

 Guido 09-02-2005 10:07 AM

Help for 4th order runge-kutta VHDL implementation

Hi all!
I was wondering if some of you could suggest me some document where I
can find help in implementing a 4th order Runge-Kutta method on FPGA in
VHDL.
Relying on you I send you all my greetings
Guido

 Ben Jones 09-02-2005 11:05 AM

Re: Help for 4th order runge-kutta VHDL implementation

Hi,

> I was wondering if some of you could suggest me some document where I
> can find help in implementing a 4th order Runge-Kutta method on FPGA in
> VHDL.

Why don't you try it, and tell us where you get stuck?

-Ben-

 vizziee@gmail.com 09-04-2005 09:39 AM

Re: Help for 4th order runge-kutta VHDL implementation

Guido wrote:
> Hi all!
> I was wondering if some of you could suggest me some document where I
> can find help in implementing a 4th order Runge-Kutta method on FPGA in
> VHDL.

BTW, have you implemented the second order? Because then the fourth
order method follows a bit directly.
> Relying on you I send you all my greetings
> Guido

Just some pointers to solution of your problem. The Runge Kutta Method
requires calculation of k-values. So you must have a set of addres and
dividers to achieve the final step of caluclation y(n+1). The previous
step to this is the caluclation of k-values. In my first opinion, that
hardware would be fixed as it depends on the kind of differential eqn
you want to integrate. You should store the outputs and reuse them for
the next cycle. You can have a comparator to choose check the accuracy.

 prabal 01-29-2009 05:46 AM

dear all,
I need to implement the point kinetic equation in VHDL using RK4. I have written the equations and tested in MATLAb. It works fine for very small step size (stiff equation).
Can anybody guide me as to how i can write this code effectively in VHDL. The best optimising techniques so that the code can work effectively even with the small step size.
Thanks

 All times are GMT. The time now is 09:18 AM.