Velocity Reviews

Velocity Reviews (http://www.velocityreviews.com/forums/index.php)
-   VHDL (http://www.velocityreviews.com/forums/f18-vhdl.html)
-   -   Legality of type conversion on instance ports? (http://www.velocityreviews.com/forums/t23902-legality-of-type-conversion-on-instance-ports.html)

Brandon 08-03-2005 01:13 PM

Legality of type conversion on instance ports?
 
I'm experiencing an error using XST during synthesis involving a type
conversion on a port instance:
http://www.xilinx.com/xlnx/xil_ans_d...eID=1&iCountry...


Is this legal syntax in the vhdl standard?

I was told by a Xilinx applications engineer that they don't have a fix
and I have to do the workaround. What a pain... Do the other synthesis
tools support this syntax?


Jim Lewis 08-04-2005 04:57 AM

Re: Legality of type conversion on instance ports?
 
Brandon
If you want help, post your code. While the general
case should work, there are many specific errors
that you could be tripping on.

Also you did not post the entire link, so it is difficult
to see which answer page you are referring to.

Cheers,
Jim
> I'm experiencing an error using XST during synthesis involving a type
> conversion on a port instance:
> http://www.xilinx.com/xlnx/xil_ans_d...eID=1&iCountry...
>
>
> Is this legal syntax in the vhdl standard?
>
> I was told by a Xilinx applications engineer that they don't have a fix
> and I have to do the workaround. What a pain... Do the other synthesis
> tools support this syntax?
>



--
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~
Jim Lewis
Director of Training mailto:Jim@SynthWorks.com
SynthWorks Design Inc. http://www.SynthWorks.com
1-503-590-4787

Expert VHDL Training for Hardware Design and Verification
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~


All times are GMT. The time now is 05:58 AM.

Powered by vBulletin®. Copyright ©2000 - 2014, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.