Velocity Reviews - Representing signed numbers in VHDL

Velocity Reviews (http://www.velocityreviews.com/forums/index.php)

- VHDL (http://www.velocityreviews.com/forums/f18-vhdl.html)

- - Representing signed numbers in VHDL (http://www.velocityreviews.com/forums/t22450-representing-signed-numbers-in-vhdl.html)

Kingsley Oteng

05-04-2004 02:00 AM

Representing signed numbers in VHDL

is their standard way to represent signed numbers in binary? I know there is
two's complement notation etc etc. but is there a general standard to do
this in binary notation or do people tend to use two's complement?

- Kingsley

All times are GMT. The time now is 08:44 PM.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57