Re: Q: regarding I2C protocols
email@example.com (y_p_w) writes:
>So the question I have for those who have really done this is -
>in the real world, could a master (or series of masters) issue
>a STOP command followed by a START command - all on the same
>SCL high period. The latest I2C spec doesn't explain whether
>or not this could happen.
Anything can happen. Please consider combinations of fast CPUs and
sudden power-loss or reset in _all_ phases of the protocol. Remember
for example the "I2C Edge Conditions" problem.
Software Engineering: Embedded and Realtime Systems, Embedded Linux
Phone: (+49)-8142-4596-87 Fax: (+49)-8142-4596-88 Web: www.denx.de
I have often regretted my speech, never my silence.
|All times are GMT. The time now is 10:47 PM.|
Powered by vBulletin®. Copyright ©2000 - 2013, vBulletin Solutions, Inc.
SEO by vBSEO ©2010, Crawlability, Inc.