PDA

View Full Version : VHDL

Pages : 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 [19] 20 21 22 23 24 25 26 27 28 29
  1. help with incrementors
  2. VHDL vs. Verilog
  3. error trying to simulate NCO form quartus in matlab
  4. number of bits needed
  5. Query about tan inverse function
  6. Question regarding pragma translate_off/on , synthesis_off/on
  7. Block Diagram Viewer / Hierarchy Parser for VHDL/Verilog?
  8. morre model
  9. Array of generic width std_logic_vector in entity?
  10. State Machine Approaches - A Revisit
  11. PACKAGE MATH_REAL problems
  12. Floating point synthesis
  13. MAPLD 2005: Program Announced and Registration Open
  14. instances of entities vs components
  15. Reading from STDIN for simulation
  16. Xilinx Conversion 3.1 --> 6.1
  17. Bazix introduce One Chip FPGA computer
  18. aggregate operator
  19. Detecting end of file for VHDL'93
  20. Help with advanced generic model
  21. VHDL-beginner question: output-value isn't stored
  22. verilog module instantantiation in VHDL top level
  23. reading synchronous RAM asynchronously?
  24. signal assigning question in FSM
  25. About AC97 audio controller
  26. Generic shift register where value 'n' keeps changing
  27. modelsim warnings
  28. Basic VHDL question regarding pins
  29. Compile model error
  30. configuration error
  31. Digital Down synthetizer
  32. Error Solving
  33. Active Conferences?
  34. help conversion code right one
  35. help conversion code
  36. fphdl package compilation error in Modelsim
  37. COMPILATION ERROR
  38. Intialization of State machine
  39. to access an array defined in some other file ?
  40. model sim errors in my design
  41. Q, logic value 'X'
  42. mandatory output binding?
  43. vhdl source cross-referencing tool
  44. model sim error in my design
  45. memory creation with record
  46. Sequential Circuits power up Reset
  47. Subtyping issue
  48. problem in my code
  49. Integer to std_logic_vector?
  50. TK simulation for 2-line LCD panel
  51. code error
  52. netlist from VHDL code
  53. netlist from VHDL code
  54. Hex files in simulation
  55. while loop
  56. comparing the array for generic parameters
  57. attribute signal name
  58. 'inout' procedure signal
  59. Specifying vector length in the function output
  60. comparing the array in parallel
  61. Modelsim breakpoint on end process.
  62. Synopsys clock edge question
  63. Or'ing output from conditionally generated instances
  64. array in vhdl
  65. How to save line in VHDL?
  66. Converting logic_vector -> natural
  67. Event counters for simulation only
  68. Uart and clock
  69. verilog to vhdl translation
  70. YOU ALL NEED TO SEE THIS JAW DROPPING PROOF THAT THE U.S. ADMINISTRATION WAS 100 % BEHIND THE SEPT 11 ATTACKS
  71. Log implementation in vhdl
  72. vhdl model length of wire with delay ?
  73. Problem in design
  74. Reading hex data from file
  75. ANN: Project VeriPage Announces New Articles on SystemVerilog, PSL
  76. Array's of files
  77. [koma] [titlepage] Anschrift Links, Logo rechts
  78. What does this AHDL code mean?
  79. Need help with AHDL
  80. exiting from state machine
  81. comparing the contents of memory
  82. about addition operator
  83. DC vhdl question
  84. Help: what does this VHDL code mean?
  85. VHDL-plugin for jedit sidekick?
  86. Where is the bug?
  87. Bad synchronous description, but why ?
  88. Altera SCFIFO
  89. Post Translate Timing
  90. Books: Verilog and VHDL
  91. another array ranges mystery
  92. 1-element arrays are invalid in VHLD?
  93. modeling connecting Processor with memory
  94. modeling connecting Processor with memory
  95. Need standard function to do (Bool and Vector)
  96. N-Input Gate Using Loop or Generate
  97. Sensitivity list
  98. design boolean equations
  99. FIFO simulation
  100. binary to decimal
  101. component port mapping
  102. VHDL-AMS problem
  103. Turbo Decoder IP Core
  104. Out of range on type real?
  105. Help with syntesis warnings
  106. VHDL-200x fixed point package takes very long to synthesize
  107. single wire serial comms module
  108. hlp_needed in VHDL
  109. Increasing the Global Clock value inside the design ?
  110. VHDL boolean representation
  111. fast universal compression scheme and its implementation in VHDL
  112. I2C slave clock stretching
  113. AVR core and patents
  114. How to make a loop correctly?
  115. new to VHDL needs help
  116. an error on multi-source, but I can't understand...
  117. Q, howto setup 'unisim' for modelsim in linux
  118. edif2ngd warning
  119. VHDL -> PCB netlist ?
  120. Codec Video on FPGA
  121. VHDL Code Metrics
  122. Fast/low area Sorting hardware.
  123. AHDL graphic State Diagram and adding my own "type"
  124. wierd memory description
  125. Spartan 3 Starter Kit group formed
  126. 32/16 divider, ASIC(Designware) Vs Xilinx FPGA(Coregen)
  127. why FSM so big
  128. extension_pack
  129. how to in INSTANTIATING large number of components?
  130. SRAM access times
  131. Help with state mahine resets
  132. help with serial to parallel conversion inside the fpga
  133. HOLD warning? Please comment on my code!
  134. Xilinx synthesis warning regarding clock nets
  135. real to integer conversion
  136. pass an undefined number of datasets
  137. parallel CRC equation generator
  138. process getting called more than once
  139. bit vs std_logic ?
  140. Help - Simulator CBS.
  141. ANN: Project VeriPage Update - New articles on SystemVerilog and PSL
  142. matched delays in Xilinx ISE?
  143. FATAL_ERROR:Xst:xstedge.c:128:1.4 ???
  144. 24 bit signed multiplier
  145. "else process" clause
  146. VHDL-200x-FT Place&Route problem in Quartus II
  147. ARM LINKS ANS DOCUMENTAION OF THE ARCHITECTURE
  148. Unconstrained array for output port in generic :/
  149. assert/report problems
  150. Bit stuffing in a Crc encoder
  151. Signed Adder without overflow
  152. 1732074 CD-R, DVD R, DVD CASES LOWEST PRICE! 17
  153. 8bit counter to 7seg
  154. FSM with more than 1 input at each state
  155. Process Statements in VHDL
  156. dlx to three stages
  157. Hierarchies not the best for video pipelines
  158. while condition
  159. Good VHDL book for Verilog designer
  160. Simulation of rocket IO in virtex 2 pro
  161. Driving signals from a procedure
  162. Xilinx ISE : type real
  163. Warning:Xst:382 - Register A is equivalent to B
  164. Passing a signal from slow to fast clock
  165. Loop in procedure not complete
  166. NCSIM simulator
  167. wait for signal change
  168. vga controller
  169. Problem with Clock signals generated by combinational logic
  170. Why do VHDL gate level models simulate slower than verilog
  171. SDRAM AND MICROBLAZE PART 2
  172. clockdivider with enable
  173. State machine transition on internal signals -- is it legal?
  174. State machine transition on internal signals - is it legal?
  175. about hdl testbench
  176. Tristate-Master-Slave testbench description
  177. Advanced Synthesis Techniques
  178. VHDL-200x-ft packages
  179. Warning: Output pins are stuck at VCC or GND
  180. Looking for something others
  181. Synopsys vhdlsim (VHDL simulator)
  182. FSM simulation
  183. FSM in VHDL
  184. cannot be synthesized, bad synchronous description
  185. waiting on vector change
  186. MICROBLAZE AND SDRAM
  187. Gezocht: Ervaren VHDL programmeur
  188. HEX to STD_LOGIC_VECTOR
  189. Synopsys Design Analyzer in command prompt
  190. parameterizing number of ports?
  191. Variable 'variable lengths'
  192. What are these files?
  193. Linking problem in Primetime
  194. INFO:Xst:1304 -- precise definition anyone?
  195. pulse streatcher
  196. latches again
  197. extension pack
  198. Problem in array formation
  199. Text io in Xilinx
  200. Latches problem
  201. Case choice must be a locally static expression.
  202. i2c opencores
  203. can 2 if's to 1 if save 1 clock cycle?
  204. cf_fft
  205. about "super state machine"
  206. Generic, synthesizable synchronous 16x32 FIFO
  207. textio error
  208. An easy question for everyone
  209. Locally static?!
  210. Forum VHDL in Italiano
  211. Register Files for synthesis
  212. Case statement illusions ?
  213. post translate simulation
  214. Variable to signal assignment
  215. Re: Viterbi Decoder path memory using Block RAM
  216. Interfacing Digital Camera
  217. Interfacing Digital Camera
  218. Signal use from pin
  219. Flip Flop vs Registers
  220. Creating RAM in VHDL as Project
  221. Generic in CASE choice ?!?
  222. Synplify warning CL209
  223. How to instantiate identical components by for loop or generate in VHDL?
  224. dynamic size of ports
  225. PCI plug n play and Graphics card implementation
  226. Sync + FIFO
  227. Fix point square root
  228. Testing and finding the error in my design (THINK it's in the presampler/ringbuffer)
  229. error "choice must be discrete range" with CASE
  230. ANN: PSL and DPI articles on Project VeriPage
  231. Simulation and realworld problem in design - what is wrong?
  232. Asynchronous Design
  233. searching for reuse database and archive software
  234. searching for reuse database and archive software
  235. cf FFT
  236. multiplier with one fixed value other user defined
  237. multiplier one fixed value other user defined
  238. fundamental question on process
  239. Construct synthesis problem
  240. Can real number be synthesized
  241. Design Configuration
  242. Xilinx synthesis problem
  243. synthesis using the synopsys-Design Vision
  244. Rising, falling edge
  245. Simulation in modelsim.... Multiple Drivers.......
  246. Re: Meine geilen Bilder
  247. Converting synthesized VHDL/Verilog to spice netlist
  248. A question about syntax of VHDL
  249. prfered style of coding?
  250. Test Vectors of 2's Complement Adder and Substractor /Accumulator/MACs